



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,889	02/28/2002	Michael J. Rendon	SC11814TP	4132

23125 7590 06/19/2003

MOTOROLA INC  
AUSTIN INTELLECTUAL PROPERTY  
LAW SECTION  
7700 WEST PARMER LANE MD: TX32/PL02  
AUSTIN, TX 78729

EXAMINER

DIAZ, JOSE R

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 06/19/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/085,889

Applicant(s)

RENDON ET AL.

Examiner

José R Díaz

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 10 April 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2-3. 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Election/Restrictions***

➤ Upon further review of the restriction requirement in Paper No. 5, and in view of applicants remarks this requirement has been withdrawn.

***Claim Rejections - 35 USC § 103***

➤ The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

➤ Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chan et al. (US Pat. No. 6,057,212) in view of Talwar et al. (cited by applicant).

Regarding claims 1, 13, 16, 19 and 21, Chan et al. teach a method of forming a semiconductor device comprising the steps of: placing an energy absorbing layer (5,

Art Unit: 2815

320) above the substrate (1', 310) (see figs. 1 and 3); forming a semiconductor layer (3, 335) above the energy absorbing layer (see Fig. 3); forming a control electrode (301) (see fig. 3); forming first and second current electrodes (S,D) within the semiconductor layer (see fig. 3). However, Chan et al. is silent with respect to the limitation of annealing or exposing the substrate to energy source to electrically active the source/drain regions. Talwar et al. teaches that is well known in the art to active the source/drain region by annealing (LTP) the substrate (see abstract and Introduction). Therefore, it would have been obvious to one having ordinary skill in the art at the same time the invention was made to modify Chan et al. to include the step of annealing the substrate to active the source/drain regions. The ordinary artisan would have been motivated to modify Chan et al. in the manner described above for at least the purpose of providing ultrashallow, low resistivity junctions.

Regarding claims 2 and 15, Chan et al. is silent with respect to the limitation of controlling the energy source to allow heat to substantially melt the first and second current electrode while not melting the control electrode. Talwar et al. teaches that is well known in the art to control the energy source or lowering the melt temperature of the source and drain regions (see "Amorphization for introducing Process Margins"). Therefore, it would have been obvious to one having ordinary skill in the art at the same time the invention was made to modify Chan et al. to include the step of controlling the energy source or lowering the melt temperature of the source and drain regions. The ordinary artisan would have been motivated to modify Chan et al. in the manner

Art Unit: 2815

described above for at least the purpose of providing ultrashallow, low resistivity junctions.

Regarding claim 3, Chan et al. teach that the semiconductor device is formed by bonding the semiconductor layer (3) to the energy absorbing layer (5) (see Fig. 1).

Regarding claims 4-6, Chan et al. teach is silent with respect to the type of energy source to electrically active the source/drain regions. However, Talwar et al. teaches that is well known in the art to use any type of laser as an energy source to electrically active the source/drain regions (see Abstract and Introduction).

Regarding claim 7, Chan et al. teach that the absorbing material (5) is made of a refractory metal (see col. 4, line 8-10).

Regarding claim 8, Chan et al. teach that the semiconductor layer (3, 335) has at least one of Si, Ge or GaAs (see col. 4, lines 2-3, and col. 5, lines 24-26).

Regarding claim 9, Chan et al. further teach providing an insulating layer (4, 325) between the energy absorbing layer and the control electrode (see Figs. 1 and 3).

Regarding claims 10-11 and 20, Chan et al. further teach implementing the substrate as an insulator (6) (see col. 3, lines 58-60 and col. 4, lines 11-13).

Regarding claims 12, 14 and 18, Chan et al. further forming an isolation region (see the region that enclosed the contact 345 in Fig. 3).

Regarding claim 17, Chan et al. further teach a SOI device (see col. 2, lines 42-48).

### **Conclusion**

➤ The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following references teach the use of an energy absorbing layer or refractory metal layer between two bonded substrates: Piccone (US Pat. No. 5,825,090), see fig. 4 and abstract; Nashimoto (US Pat. No. 5,821,154), see abstract; and Muto et al. (US Pat. No. 4,826,787), see abstract.

### **Correspondence**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José R Díaz whose telephone number is (703) 308-6078. The examiner can normally be reached on 9:00-5:00 Monday, Tuesday, Thursday and Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 746-3891 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



JRD  
June 15, 2003

EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800